Abstract-The total ionizing dose (TID) response of double-gate SiGe-MOS FinFET devices is investigated under different device bias conditions. Negative bias irradiation leads to the worst-case degradation due to increased hole trapping in the layer, in contrast to what is typically observed for devices with or gate dielectrics. This occurs in the devices because radiation-induced holes that are generated in the interfacial layer can transport and become trapped in the under negative bias, leading to a more negative threshold voltage shift than observed at 0 V bias. Similarly, radiation-induced electrons that are generated in the interfacial layer can transport into the and become trapped under positive bias, leading to a more positive threshold voltage shift than observed at 0 V bias.
I. INTRODUCTION

H AFNIUM oxide (
) is increasingly replacing as a MOS gate dielectric in highly scaled devices due to its high dielectric constant, relatively large band gap and high thermal stability [1] , [2] . Strained SiGe has attracted great attention as a promising alternative channel candidate material to boost MOSFET performance for sub-22 nm technologies because of its enhanced hole mobility [3] . High performance MOSFETs that combine SiGe channels and gate dielectrics are therefore promising candidates for next generation CMOS ICs [4] . These devices usually have a thin ( nm) interfacial layer of that is formed during metal oxide deposition [1] , [2] , which helps to reduce the interface-trap density in as-processed devices [5] .
In this work, we report the total ionizing dose (TID) response of double-gate -MOS FinFETs under different irradiation biases. Negative threshold voltage shifts are observed in all cases, due to net positive oxide-trap charge. Negative bias irradiation leads to the worst-case degradation in the TID response of these devices. We attribute this to modification of the net trapped positive charge density in the layer as a result of additional radiation-induced holes that are generated in the interfacial layer of the bilayer insulating structure which, under negative bias, transport into and become trapped in the . This leads to a more negative threshold voltage shift compared to 0 V irradiation. During positive bias irradiation, a similar number of radiation-induced electrons are generated in the . These can similarly transport into and become trapped in the , leading to a less negative threshold voltage shift than during 0 V irradiation.
II. EXPERIMENTAL DETAILS
MOS FinFETs were fabricated on SOI wafers with strained fins that are intrinsically under % compressive strain due to the lattice mismatch with the silicon buffer layer [5] . After the SiGe fin etching process, an layer ( nm) was formed by atomic layer deposition, and TiN and amorphous-Si were deposited. A nm interfacial layer (IL) was formed between the and SiGe fin, leading to an effective oxide thickness (EOT) of about 1.5 nm. Through this process, a high quality interface on SiGe can be achieved without the need for a Si cap layer [5] . This MOS FinFET structure is shown schematically in Fig. 1 . The work function difference between the TiN gate and SiGe is eV, as verified by Sentaurus device simulation [6] . The resulting structure has a built-in electric field of MV cm with 0 V applied bias.
In this work, we have tested devices with a fin height ( ) of 40 nm and fin length ( ) of 250 nm. To examine the effects of the fin width ( ) on the TID response, two different as-drawn fin widths were measured: 50 and 100 nm. Although we follow the usual convention of quoting as-drawn fin widths in the descriptions of the experimental results that follow, the actual fin widths decrease with respect to the drawn width after device fabrication. In this case, the 50 nm drawn fin width is reduced to 25 nm in the fabricated device, while the 100 nm 0018-9499 © 2014 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. as-drawn fin-width is reduced to 70 nm. The presence of a hard mask on the top of the fin ensured double-gate instead of a trigate operation [5] , [7] . The undoped Si layer that underlies the SiGe effectively decouples the device channel from the buried oxide [5] , [7] , consistent with the radiation response we report below. Unlidded devices were irradiated at a dose rate of 31.5 krad( )/min using a 10 keV ARACOR x-ray source, under positive, negative, and 0 V gate bias, with other terminals grounded, at room temperature.
curves were measured to determine threshold voltage shifts ( ), and components due to oxide-trap charge (
) and effective interface-trap ( ) density using the midgap charge separation technique [8] . We note that the effective interface-trap density most likely also includes contributions from fast border traps [9] , [10] . Device characterization was performed in air with a HP 4156B Semiconductor Parameter Analyzer. During measurement, the source-drain voltage was kept at 50 mV, while the gate voltage was swept from 0.5 V to V. Stress-induced degradation without irradiation was also measured at comparable irradiation times and biases. All irradiations and electrical stresses and measurements were performed at room temperature. At least three devices were measured for each case. Fig. 2 (a) and (b) shows the drain current at mV and transconductance versus gate voltage as a function of total dose at room temperature under negative and positive irradiation bias, respectively. The devices were irradiated up to 2 Mrad( ) at a gate bias of V and V, respectively, with all other terminals grounded. The curves shift negatively with total dose under both positive and negative gate bias, consistent with the buildup of net oxide-trap charge primarily in the dielectric layer [1] , [2] , [11] , [12] , since no stable hole trapping is expected in the ultrathin layer [13] . No excess leakage due to charge trapping in the buried oxide is observed.
III. ELECTRICAL STRESS AND IRRADIATION
In Fig. 3 , SiGe MOS FinFETs are subjected to the same negative bias stress as in Fig. 2 , with and without irradiation. The time scale on the top axis is matched to the time required for the total dose at the bottom axis for irradiation at a dose rate of 31.5 krad( ). The threshold voltage shift during negative gate bias is due to the tunneling of holes from the fin. The relatively large shifts at room temperature for high electric field indicate that shallow hole traps exist in the [11] , [12] . In order to correct for the effect of the charge trapping that occurs as a result of electrical stress, adjusted values of purely radiation-induced (blue triangles) are obtained by subtracting due to negative bias stress without irradiation (black squares) from that due to negative-bias irradiation under negative bias (red circles). for these devices under similar stressing conditions for positive gate bias, without irradiation, indicating negligible stress-induced negative-charge trapping in the bulk of the . The absence of electron trapping under positive bias stress is likely due to the presence of the interfacial layer which acts as an effective barrier for electron tunneling into . Thus, we conclude that the threshold voltage shifts observed during positive bias X-ray exposure are only induced by the irradiation. Fig. 5 shows the adjusted radiation responses of SiGe MOS FinFETs irradiated with 10 keV X-rays up to 2 Mrad( ). The applied biases are V for positive-bias irradiation and V for negative-bias irradiation. Including the work function, the applied electric field for positive bias irradiation was MV/cm, 2 MV/cm for 0 V irradiation, and MV for negative bias irradiation. The largest threshold shift is observed for negative-bias irradiation, in contrast to what is typically observed for Si devices with or gate dielectrics [12] . Fig. 6 plots the adjusted threshold shifts as a function of total dose for wide FinFETs having a gate length of 250 nm and fin width of 100 nm under the same bias conditions as for narrow FinFETs having a fin width of 50 nm. The negative bias configuration is again the worst-case irradiation bias condition up to 2 Mrad( ). However, the threshold voltage shift (Fig. 6 ) for devices with a fin width of 100 nm is significantly larger than that of devices with 50 nm fin width (Fig. 5) . That narrow fin devices exhibit reduced threshold voltage shifts as compared with wider fin devices in SOI FinFETs is commonly observed, which is usually attributed to the higher fringing electric fields and therefore enhanced charge yields that are observed in the wider fin devices [14] , [15] . Given the already large applied electric fields in these devices, it seems unlikely that only fringing fields are responsible for the differences in Figs. 5 and 6, and differences in stress and therefore precursor defect density [16] , [17] with fin width may be a more likely explanation. Despite the differences in overall charge trapping levels, the same relative differences are observed among the positive, 0 V, and negative bias irradiations, suggesting that these relative differences in response with applied bias are associated with differences in charge transport in the insulating layers of the gate stack.
IV. DISCUSSION
In Fig. 7 (a) and (b), values of and are plotted for the devices of Figs. 5 and 6, respectively. The largest shifts for both and are observed for negative-bias irradiation.
is known to trap both electrons and holes efficiently during radiation exposure and/or high-field stress [12] , [18] , [19] . We first considered that the differences in radiation response with bias could be caused by differences in charge trapping in the buried oxide, as is commonly the case for triple-gate FinFET devices [14] , [20] , [21] . However, as discussed above, these devices are designed and fabricated to minimize the effects of both the top and back channels on device operation [5] , [7] , consistent with the curves in Fig. 2 . These show no back-channel leakage and very little subthreshold stretch-out, in contrast to devices with significant contributions from charge in the buried oxide to SOI FinFET radiation response [14] , [20] , [21] . This again suggests that charge transport effects in the insulating layers of the gate stack lead to the observed differences in radiation response with differences in applied bias.
The increase in net positive charge trapping in the negative bias case compared with the 0 V case suggests that the excess hole trapping observed during negative bias irradiation likely results from additional charge trapping in the due to radiation-induced holes that are generated in the and transport into the . Similarly, during positive bias irradiation, radiation-induced electrons generated in the can transport into the and become trapped, leading instead to a less negative threshold voltage shift than observed for 0 V applied bias. This mechanism, depicted schematically in Fig. 8 , and is consistent with the expected trapping responses of high-K dielectrics with relatively high electron and hole trap densities that overlie a layer with lower trapping densities [12] , [18] , [19] . It is also remarkably similar to the responses of thicker bilayer structures [22] - [24] that similarly pair an overlying material ( ) that traps both electrons and holes efficiently with a layer with much lower trap density. It is important to determine whether such a mechanism is plausible for these types of gate stacks with ultrathin layers. To do so, we estimate the percentage of radiation-induced electrons and holes generated in the ultrathin layer that would have to be trapped in the in Figs. 7 to account for the differences in response with radiation bias using the expression [25] (1) Here is the difference in threshold voltage shift due to excess electron or hole trapping as a result of the mechanism described above, is the dielectric constant of is the electronic charge, is the number of electron-hole pairs generated per unit dose in ( cm rad ), is the charge yield of , is the physical thickness of ( nm), and is the total dose. We obtain first-order estimates of the values of by comparing the values of at positive, negative, and 0 V bias in Figs. 5 and 6 for the narrow and wide fin width devices, respectively. Specifically, and . The charge yield is estimated as in the at large positive or negative electric fields from [26] . The dose enhancement factor is estimated to be 2.5 for a thin layer surrounded by TiN, , and Si from [27] . Applying these assumptions to the 2 Mrad(SiO ) data in Figs. 5 and 6, we estimate an effective value of for and ( )% for . These results are quite plausible when compared with trapping efficiencies observed in past studies of similar structures [28] . We emphasize that this calculation applies only to the differences in charge trapping that occur for different applied gate bias; a more comprehensive model of both positive and negative charge trapping would be required to characterize fully the electron and hole trapping in the insulating layers of these gate stacks, which is beyond the scope of the present study.
Finally, we note that the effective interface-trap buildup in these devices is smaller than the trapped-positive charge buildup, and is maximized for negative-bias irradiation. This suggests that the interface (or border) traps in these devices are not created via the release of hydrogen in the or layer, but may instead be due to hydrogen that is released from dopant atoms in the SiGe channel layer [29] .
V. SUMMARY AND CONCLUSION
We report the irradiation and bias stress responses of SiGe MOS FinFETs with gate dielectric stacks irradiated with 10 keV x-rays up to 2 Mrad( ). Experimental results suggest that negative bias irradiation leads to the worstcase degradation in the total dose response of SiGe MOS FinFETs. We attribute this result to an increase in density of additional radiation-induced holes that become trapped in the under negative bias, and additional electron trapping under positive bias in the , as compared with the 0 V irradiation case. A simple model of the structure suggests that these excess carriers originate in the near-interfacial .
